Refine your search
Collections
Co-Authors
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Kalyana Sundaram, C.
- OTG Module for High Speed Transmission
Abstract Views :187 |
PDF Views:0
Authors
Affiliations
1 Dept. of ECE at Mepco Schlenk Engineering College, Sivakasi, IN
1 Dept. of ECE at Mepco Schlenk Engineering College, Sivakasi, IN
Source
International Journal of Scientific Engineering and Technology, Vol 5, No 4 (2016), Pagination: 180-183Abstract
On the Go (OTG) is the improvement and supplement of USB innovation. OTG's capacity is to trade learning between OTG gadgets with the necessity of no-PC. OTG usage is a part of the USB Implementation. Serial correspondence has the upside of less number of transmission line, high unwavering quality, and long transmission separation along these lines is generally utilized as a part of records exchange in the middle of portable workstation and peripherals. Serial discussion is by and large completed by the method for USB module. The requirement for super speed electronic correspondence winds up in the use of USB 3.0. USB 3.0 uses twin transport plan that gives both super speed and non-super speed property. This will be feasible by the blend of the upsides of parallel and serial information exchange. In this paper, outlining USB3.0 misuses Verilog high-thickness lipoprotein, mimics the arranging abuse Xilinx, and executes the arranging focused for Xilinx Spartan 3E FPGA. The arranging, as a rule, incorporates the usefulness of physical layers of USB 3.0, and exchanging information either relies on the mode or rate.Keywords
8b/10b Encoder and Decoder, LFSR, OTG, Scrambler.- Pipelined FIR Filter Implementation Using FPGA
Abstract Views :156 |
PDF Views:0
To enhance system speed and reducing implementation complexity, a lot of work has been done in the process of achieving digital signal processing by use of the FPGA. In a filter the pipelining of multiplication is achieved by shifts and addition method. This paper describes the design of Third order low pass FIR filter with pipelined architecture. The design synthesis is done using Xilinx ISE 12.1 and implemented in Spartan-3E FPGA. By pipelining the delay of FIR filters can be reduced. Pipelined technique may reduce delay and enhances speed as compared to non-pipelined technique.
Authors
Affiliations
1 Department of Electronics and Communication Engineering, Mepco Schlenk Engineering College, Sivakasi, IN
1 Department of Electronics and Communication Engineering, Mepco Schlenk Engineering College, Sivakasi, IN
Source
International Journal of Scientific Engineering and Technology, Vol 1, No 4 (2012), Pagination: 55-60Abstract
FIR filters are being designed using HDL languages to enhance the speed of the system. In the whole system if the speed of the individual block is enhanced, the overall speed of the system is enhanced. In order to attain effective utilization hardware is done by applying the pipelining technique. Pipelining is an implementation technique in which multiple instructions are overlapped in execution. The proposed design of this paper is an attempt to optimize the system speed with minimal cost and hardware. The central design concept is to build filters with higher operating frequency without sacrificing the performance of original filters.To enhance system speed and reducing implementation complexity, a lot of work has been done in the process of achieving digital signal processing by use of the FPGA. In a filter the pipelining of multiplication is achieved by shifts and addition method. This paper describes the design of Third order low pass FIR filter with pipelined architecture. The design synthesis is done using Xilinx ISE 12.1 and implemented in Spartan-3E FPGA. By pipelining the delay of FIR filters can be reduced. Pipelined technique may reduce delay and enhances speed as compared to non-pipelined technique.